

# **EEO 366: Design using Programmable Mixed-Signal Systems-on-Chip**

Spring 2016

## **2015-2016 Catalog Description:**

The course presents state-of-the-art concepts and techniques for design of embedded systems consisting of analog, hardware and software components. Discussed topics include system modeling and specification, architectures for embedded mixed-signal systems, performance evaluation, and system optimization. The course follows the top-down design paradigm based on IP cores. Course requirements include three reports on system specification and various co-design tasks.

**Course Designation:** Elective

**Course Credits:** 4

**Text Books:** A. Doboli, E. Currie, "Introduction to Mixed-Signal Embedded Design", Springer, 2010.

**Prerequisites:** None.

**Coordinator:** Dr. Alex Doboli

## **Goals:**

Upon completion of the course, students will possess knowledge about state-of-the-art methodologies and techniques for hardware/software co-design of embedded systems. They will be able to (1) develop system-level specifications using high-level languages, (2) model system performance, and (3) implement algorithms for co-design.

## **Covered Topics:**

- 1) **Introduction to Co-Design:**
  - a. Problem description, goals of co-design, co-design steps, existing co-design approaches, and present challenges.
- 2) **System Modeling and Specification:**
  - a. Models of computation (Signal flow graphs, Data flow model, Task graphs, Finite State Machines, hierarchical models).
- 3) **Architectures for Embedded Systems:**
  - a. Single processor – coprocessor architecture, mixed-signal architectures, multiprocessor architectures, reconfigurable architectures, Systems on Chip.
- 4) **Performance Modeling:**
  - a. System-level performance modeling vs. low-level performance modeling.
  - b. Modeling of system latency, energy consumption etc for hardware and software.
  - c. Modeling of analog and mixed-signal systems.
  - d. Estimation of memory requirements.
- 5) **System-Level Synthesis and Trade-off Analysis:**
  - a. Design of customized digital and analog blocks.
  - b. Hardware/software partitioning. Task binding.
  - c. IP core integration and communication synthesis: Hardware and software interface synthesis.
  - d. Hardware IP core synthesis: High-level synthesis: behavioral specification of hardware, module set allocation, resource binding, operation scheduling, controller design.



